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Introduction
The solid-state sequencer system (S 4 ) was developed 
under a contract for NASA-MSC. It is completely 
programmable via a core memory, is very reliable, and 
uses very little power. The program delivered under 
contract was to enable a complete duplication of the 
function of the Apollo relay sequencer. A repro- 
gramming and possible change in the output circuit 
complement would enable use of the same design for 
most conceivable space applications such as Space 
Shuttle and deep-space exploration.
In addition to a reliability goal of 0.999999 for 
a six-month time period, the system has the re­ 
quirement that no single failure can cause the 
loss of an output or the generation of a wrong 
output. The philosophy used to meet this require­ 
ment is two identical channels as shown in Figure 1, 
where each channel is designed so a single failure 
cannot provide a wrong output, but may fail to give 
an output. The remainder of this paper will dis­ 
cuss a single channel.
Channel Description
A block diagram of a channel is shown in Figure 2. 
The system is controlled via input events and pro­ 
vides time delays by the count-down of a basic 
crystal-controlled clock. Sequential programming 
is used with the time interval stored defining the 
time between an event and an output or time between 
two outputs. Ground isolation of outputs permits 
power buses to be separated as required for a partic­ 
ular application. Programs are loaded into the sys­ 
tem via paper tape. The correct output sequence is 
maintained despite power dropouts of any duration. 
Time counts in progress are recycled for power drop- 
outs greater than 0.5 second.
Figure 2 also indicates the redundancy and power 
switching aspects of the channel. Each block is 
labeled with an A and B for the series-redundant 
parts, TMR (triple modular redundant) for the 
majority-vote memory electronics, or dual for the 
memory. Blocks where power switching is used for 
the 1C logic are indicated by an asterisk (*) and 
the use of low-power core transistor logic (CTL) 
elements is indicated by the letters CTL.
Timing - An 8-MHz crystals-controlled oscillator is 
used as the basic clock from which all system timing
is derived. Four clock frequencies (10 KHz, 1 KHz, 
100 Hz, and 10 Hz) are provided for sequence timing. 
These frequencies are counted down in a 12-stage bi­ 
nary counter providing a time interval selection 
from 100 microseconds to 409 ..6 seconds. The count 
is accurate to within 1 pulse of the 10-KHz clock ± 
an oscillator error of 0.01% over the temperature 
range. When selecting time intervals of less than 
100 milliseconds, the program delay should also be 
taken into account. This program delay will be con­ 
stant to the tolerance of the crystal clock. The 
reasons for program delay will be explained in 
paragraph, Program Construction.
Event Logic - To provide sequence control, two event 
logic blocks are provided. The inputs to these 
event blocks may be generated either from switches 
controlled by the astronaut, from external events, 
or from sequence-controlled outputs. The two event 
logic blocks (ELBs) operate independently with ELB 
No. 2 having priority over ELB No. 1. The use of 
two ELBs permits two different event combinations to 
be monitored at one time.
Provision has been made for up to 14 event inputs 
per ELB. Each ELB can be programmed to look for an 
OR combination of any number of its input events, or 
for an AND combination of two or three events, or 
for an N-l or N-2 out of N combination where N can 
be any number of specific events from two to 14.
When an event equation has been satisfied, a branch­ 
ing operation is initiated. This provides the capa­ 
bility of branching to a particular sequence or of 
conditional branching within a sequence.
The event logic may be used in an "immediate" mode 
or in a monitor mode. In the immediate mode, an 
equation is loaded into the event logic and a YES 
or NO answer is obtained. If the answer is YES, 
a branch operation is initiated. If the answer is 
NO, the event logic is cleared and the program con­ 
tinues in sequence. If the answer is NO in the 
monitor mode, the event logic is not cleared but 
continues to monitor for the specified set of event 
conditions.
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Decoding and Output Switches - A magnetic core de­ 
coder, using current steering techniques, has been 
chosen to drive the output switches. The reasons 
for this are minimum power consumption, isolation of 
output switch grounds, high noise immunity, and mem­ 
ory capability. The last attribute provides a capa­ 
bility for turning on, with the return of power, any 
output switches that may have been turned off as a 
result of a power interruption.
All output switches have been designed for zero 
power dissipation while in the OFF condition. The 
pulse output from the magnetic decoder is used to 
turn on latching switches that, in turn, drive the 
high power output stages. Two types of latching 
circuit are used — those that are automatically re­ 
set when a self-contained timer times out, and those 
that are reset via a separate command from the de­ 
coder.
Program Construction
The S 4 has a ferrite core memory with a capacity of 
1024 12-bit words. Because of reliability consider­ 
ations, only 512 words with 11 bits per word are 
available for the program. Two types of system 
words are stored in the memory — timing words and 
event words . Each timing word uses two memory 
words, while each event word uses three memory 
words. The bit allocation for these words is shown 
in Table 1.
System operation is such that 30 microseconds is re­ 
quired to read and process a timing word and 70 
microseconds is required to read an event word and 
obtain an answer from the event logic. If the an­ 
swer from the event logic is YES, an additional 100 
microseconds is required to complete the branching 
operation. These delays, along with the time re­ 
quired to turn on switched power, must be consid­ 
ered when programming time delays.
Reliability Considerations
The S 4 system has been designed to meet a relia­ 
bility goal of 0.9991*99 for two-channel operation 
with the additional requirement that no single fail­ 
ure produces an inadvertent output. To meet the 
latter requirement, each channel contains two es­ 
sentially separate paths, both of which must operate 
properly for an output to be generated. Exceptions 
to this philosophy occur in two areas — the memory 
electronics and the 8-MHz oscillator.
Because of the large number of discrete components 
involved in the memory electronics, a poor relia­ 
bility number was obtained when using the same re­ 
liability approach to the memory area as had been 
used in the rest of the system. The approach 
finally used required some extra circuitry, but re­ 
sulted in functional triple redundancy in the memory 
electronics, thereby permitting correct functioning 
despite any single failure. As a result, the mem­ 
ory electronics is the most reliable subsystem in 
the S\
The 8-MHz oscillator was designed so the circuit 
would operate only at 8 MHz. Component failure will
cause the circuit to stop oscillating but cannot 
cause oscillations at a different frequency. This 
approach eliminates the need to provide a separate 
oscillator and the circuitry required to compare 
them.
Each output switch is series-redundant, and both 
parallel paths of logic within a channel must 
operate correctly for an output switch to be 
energized.
Power Considerations
The S*4 has been designed to minimize power consump­ 
tion by using switched power on portions of the sys­ 
tem (such as the memory electronics) that are in use 
for only a small part of the time the system is in 
operation. Portions of the system that require con­ 
stant power (such as the clock, timer, and event 
logic) have been implemented with low-power inte­ 
grated circuits and core-transistor logic to reduce 
power consumption. The average system power con­ 
sumption (for the overall sequencer operating time 
during a mission) does not vary much from the stand­ 
by power consumption, which is 7.0 watts.
Switched power is turned on whenever an event equa­ 
tion is satisfied or at completion of a timing count. 
Basically, this involves turning on transistor 
switches to transfer energy from storage capacitors 
in the power supply into filter capacitors located 
throughout the system. A fixed delay of 400 micro­ 
seconds has been allowed for this operation. When 
a system word containing a timing count or a stop 
command is read from the memory, switched power is 
turned off. This involves turning off the transis­ 
tor switches and dumping the switched voltages ap­ 
plied to the memory drive circuits. This operation 
takes 7 milliseconds. These two time delays must 
be considered when constructing a program, although 
the 7-millisecond delay is usually not critical 
since Moat syabe* time delays are of longer duration.
Memory Redundancy
Sufficient redundancy is provided within the memory 
system so no single component failure can cause the 
memory system to fail to write and/or read any of 
the 512 11-bit data words. When a data word is 
written into the memory, it, plus a parity bit, is 
written into one of the first 512 memory locations 
and the bit complement of that memory word is writ­ 
ten into another location in the other half of the 
memory. This second memory location is obtained 
by complementing the memory address register and 
results in this second memory word using X and Y 
switches and drivers that are entirely different 
than the X and Y switches and drivers used to write 
or read the first memory word. Because the X and Y 
switches and driver electronics used to write or 
read one of these two words is not shared with the 
electronics for the other word, any single failure 
resulting in the failure of a current to be driven 
cannot prevent both words from being read from the 
memory. The design of the drivers themselves is 
serially redundant so that no single component 
failure can cause a driver to be inadvertently 
turned on.
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Table 1 Bit Designation
Memory
Read
Word
No. 1
Memory
Read
Word
No. 2
Memory
Read
Word
No. 1
Memory
Read
Word
No. 2
Memory
Read
Word
No. 3
Bit
0
1
2
3
4
5
6
7
8
9
10
11
0
1
2
3
4
5
6
7
8
9
10
11
Bit
0
1
2
3
4
5
6
7
8
9
10
11
0
1
2
3
4
5
6
7
8
9
10
11
0
1
2
3
4
5
6
7
8
9
10
11
Timing Word
Function Code 0 for Timing Word
Clock Code 0 in 1 0 1
Clock Code 0 ' 0 z ' 1 ' 1 Hz
Timing Bit 0 (LSB)
Timing Bit 1
Timing Bit 2
Timing Bit 3
Timing Bit 4
Timing Bit 5
Timing Bit 6
Timing Bit 7
Parity
Timing Bit 8
Timing" Bit 9
Timing Bit 10
Timing Bit 11
Always 0
Command Bit 0 (MSB)
Command Bit 1
Command Bit 2
Command Bit 3
Command Bit 4
Command Bit 5
Parity
Event Word
Function Code 1 for Event Word
Block Selector Code 0-Block 1 1-Block 2
Check Time Code 0-Immediate 1-Monitor
Set Inhibit No. 1
Set Inhibit No. 2
Branch Address 0 (LSB)
Branch Address 1
Branch Address 2
Branch Address 3
Branch Address 4
Parity
Branch Address 5
Branch Address 6
Branch Address 7
Branch Address 8
Branch Address 9
Event Set 1
Event Set 2
Event Set 3
Event Set 4
Event Set 5
Event Set 6
Parity
Event Set 7
Event Set 8
Event Set 9
Event Set 10
Event Set 11
Event Set 12
Event Set 13
Event Set 14
Event Set 15
Event Set 16
Event Set 17
Parity
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The only redundancy required in the inhibit drivers 
and sense amplifiers is series redundancy in the 
inhibit drivers to prevent excessive current being 
drawn from the power supply in the event of a fail­ 
ure tending to turn a driver on permanently. Be­ 
cause of parity checking done outside the memory 
system, a single failure in one of the inhibit or 
sense circuits, or in one of the inhibit or sense 
windings, can be detected. When a data word is read 
from the memory, the first of the two memory words 
read out is checked for odd parity. If a fault de­ 
velops on one of the bit channels, it will force 
that bit channel to always produce a ONE output or 
a ZERO output. Because the two memory words repre­ 
senting the data word are bit complements of one 
another, this fault will cause only one of these 
two memory words to be in error, and that word will 
be detectable by a simple parity check.
Because the signals from the timing and control sec­ 
tion are used in parallel in so many places, no 
failure in one of these signals can be tolerated. 
The circuits in timing and control are therefore 
triple-redundant and majority-voted.
Redundancy Testing
Provisions have been made for adequate testing im­ 
mediately before launch to verify that no single 
component failure can cause an inadvertent output 
from either of the channels . Within the memory sys­ 
tem this provision has taken the form of a set of 
logic circuits that monitor the timing and control 
elements to verify that no element has drifted out 
of tolerance.
As part of the prelaunch test to verify redundancy, 
we plan to exercise the memory by cycling through 
all memory addresses , and checking parity for all 
memory words. This test will check all sense ampli­ 
fier circuits, all of the core memory stack, all of 
the inhibit drivers, and the X switches, Y switches, 
X drivers, and Y drivers for open circuits. This 
test will not check these drivers and switches for 
shorted transistors. This test is adequate, how­ 
ever, since an analysis shows that a short in one 
of these drivers or switches cannot cause an inad­ 
vertent output from a channel.
CTL Description
Figure 3 shows the circuit schematic of the CTL ele­ 
ment. The terminals a, b, and c shown with dotted 
lines between them are connected to core windings 
when used to perform logic operations . The windings 
may be on the core of this element or the core of 
some other CTL element, depending on the required 
logic operation to be performed. For the purposes 
of an approximate initial description of the CTL 
circuit operation, the impedances of the core wind­ 
ings between these terminals is considered negli* 
gible.
The core is always left in one of two magnetic 
states — a ZERO or a ONE. It is forced into the 
ONE state by driving a current through the 4-turn 
input winding. The polarity of this current is as 
shown in Figure 3. The amplitude of the current is
about 400 milliamperes. When the core changes state 
(switches) from a ZERO state to a ONE state, volt­ 
ages are generated on all the windings of the core. 
The polarity of these voltages is such that the 
transistor is turned further off.
The core is placed in the ZERO state by driving a 
current through the 1-turn input winding with the 
polarity shown. If the core was previously in a 
ONE state, the core will begin to switch and gener­ 
ate voltages on its windings with polarities that 
turn the associated transistor on. The resulting 
emitter current aids in clearing the core (switching 
the core to a ZERO state) and is regenerative be­ 
cause of the transistor gain. The amplitude of the 
collector current pulse is about 1.5 amperes, and 
the base current pulse is about 0.5 ampere.
The output advance current, I , lasts for about 0.25
microsecond and charges capacitor C. The RL time
constant is such that little of the current I comesa
from the supply plus voltage. Because of the large 
magnitude of the transistor base current, the trans­ 
istor charge storage time holds the transistor on 
even after the core has fully switched so the capa­ 
citor becomes fully charged. The capacitor dis­ 
charges through the resistor/inductor combination 
producing the delayed output current I,.
The timing waveform for a CTL is shown in Figure 4. 
If the core is in the ZERO state at the time the in­ 
put advance current is driven, no voltage signals 
will be generated on the core's windings and the 
transistor will not be turned on.
Figure 5 shows the logic symbol used to represent 
the CTL circuit. The advance and set inputs and ad­ 
vance and delay outputs were previously described. 
The inhibit input is identical to the set input, but 
is of opposite polarity.
A shift register utilizing CTLs is shown in Figure 6. 
Here the shift windings of all CTLs are tied in 
series so the shift signal affects all CTLs equally. 
(The parallel connection shown on the logic diagram 
indicates that the shift signal is applied equally 
to each CTL and does not indicate parallel wiring 
connections.) In operation, I, from stage 1 pro**
vides the set input for stage 2. and Id from stage 2 
provides the set input for stage 3, etc.
A 4-bit counter is shown in Figure 7. To operate 
the counter, signals are dirven alternately on the 
count and set inputs; i.e., I from CTL-1 is driven
in series through the inhibit winding of CTL-1 and 
the set winding of CTL-2; I from CTL-2 is driven in
series through the inhibit winding of CTL-2 and the 
set input of CTL-3, etc. Note that an inhibit cur­ 
rent should never be driven when the CTL core is in 
state ONE. This would have the same effect as driv­ 
ing the advance input.
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A majority-vote circuit is shown in Figure 8. This 
circuit has multiple set and inhibit input windings. 
Circuit operation is as follows. All input sig­ 
nals are driven simultaneously on the ten input 
lines. An interrogate input is then driven. If 
there are more set signals, an output will be pro­ 
duced. If the number of inhibit signals equals or 
exceeds the number of set signals, no output will 
be produced.
These circuits are examples of some of the many 
logic functions that can be mechanized with CTL ele­ 
ments .
Conclusions
The S 4 system has proved to be very flexible and 
reliable and requires very little power. It should 
be a prime candidate for many of the future space 
vehicles. The redundancy concepts used have proved 
to be adequate and to provide convenient prelaunch 
checkout for verifying the presence of all redun­ 
dancy. The comparison between the physical proper­ 
ties of the S 4 and Apollo relay sequencer is shown 
in Table 2.
Table 2 S 4 and Relay System Comparison
Size
Weight
Power
Reliability
S 4
3070 in. 3
104 Ib
7 W
0.999,999,9
Relay
5000 in. 3
200 Ib
100 W
0.999,9
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